



Dual P-Channel 1.8-V (G-S) MOSFET

Characteristics


- P-channel Vertical DMOS
- Macro-Model (Subcircuit)
- Level 3 MOS
- Applicable for Both Linear and Switch Mode
- Applicable Over a -55 to 125°C Temperature Range
- Models Gate Charge, Transient, and Diode Reverse Recovery Characteristics

Description

The attached SPICE Model describes typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model was extracted and optimized over a 25°C to 125°C temperature range under pulse conditions for 0 to -5 volt gate drives. Saturated output impedance model accuracy has been maximized for gate biases near threshold. A novel gate-to-drain feedback

capacitor network is used to model gate charge characteristics while avoiding convergence problems of switched C_{gd} model. Model parameter values are optimized to provide a best fit to measured electrical data and are not intended as an exact physical description of a device.

Model Subcircuit



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.



Model Evaluation

P-Channel Device ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Conditions	Typ	Unit
Static				
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	0.84	V
On-State Drain Current ^b	$I_{D(on)}$	$V_{DS} = -8\text{V}, V_{GS} = -4.5\text{V}$	200	A
Drain-Source On-State Resistance ^b	$r_{DS(on)}$	$V_{GS} = -4.5\text{V}, I_D = -5\text{A}$	0.022	Ω
		$V_{GS} = -2.5\text{V}, I_D = -4\text{A}$	0.033	
		$V_{GS} = -1.8\text{V}, I_D = -3\text{A}$	0.054	
Forward Transconductance ^b	g_{fs}	$V_{DS} = -8\text{V}, I_D = -5\text{A}$	19	S
Diode Forward Voltage ^b	V_{SD}	$I_S = -1.25\text{A}, V_{GS} = 0\text{V}$	0.76	V
Dynamic^a				
Total Gate Charge	Q_g	$V_{DS} = -6\text{V}, V_{GS} = -4.5\text{V}, I_D = -5\text{A}$	20	nC
Gate-Source Charge	Q_{gs}		4.5	
Gate-Drain Charge	Q_{gd}		3.5	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -6\text{V}, R_L = 6\Omega$ $I_D \cong -1\text{A}, V_{GEN} = -4.5\text{V}, R_G = 6\Omega$	20	ns
Rise Time	t_r		13	
Turn-Off Delay Time	$t_{d(off)}$		57	
Fall Time	t_f		24	
Source-Drain Reverse Recovery Time	t_{rr}		28	

Notes:

- a) Guaranteed by design, not subject to production testing.
- b) Pulse test: pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.



SPICE Device Model Si6967DQ

Comparison of Model with Measured Data
($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

