



March 13, 2000

Dear Customer,

Silicon Labs DAAs offer a board space and cost advantage, in addition to global compliance and improved manufacturability, when compared to traditional transformer based DAA designs. In addition to these significant improvements, it is also Silicon Labs goal to offer the highest level of modem performance with our silicon DAA products.

The attached Silicon Labs DAA data sheet includes an update to the applications circuit which improves modem performance in the presence of adverse line transients. This straight-forward capacitor value change can offer significant performance improvements for FCC designs (Si3035/36). Additionally, performance improvements can also be seen for global designs (Si3034/38/44).

#### **Silicon DAA Bill-of-Materials Modification**

##### **Option 1**

<b><u>Component</u></b>	<b><u>Old Value</u></b>	<b><u>New Value</u></b>
C24, C25	470 pF, 3 kV	2200 pF, 3 kV, $\pm 10\%$

##### **Option 2**

<b><u>Component</u></b>	<b><u>New Value</u></b>
C24, C25, C31, C32	1000 pF, 3 kV, $\pm 10\%$

The attached data sheet includes the bill-of-materials change above. For a complete list of changes to the new data sheet, please see the change list located on the last page of the document.

Silicon Labs recommends that designs be modified to incorporate the component changes above. If there are any questions concerning this information, please contact your Silicon Labs' sales representative.

Thanks for your continued interest in Silicon Labs products.

Best regards,

Dave Breseman  
Marketing Director  
Wireline Products Division



SILICON LABORATORIES

# Si3036

## FCC/JATE MC'97 SILICON DAA

### Features

Complete DAA includes the following:

- AC'97 2.1 Compliant
- Primary or Secondary Codec
- Phone Line Interface Compliant with FCC Part 68 and JATE
- 86 dB Dynamic Range TX/RX Paths
- 3.3 or 5 V Power Supply
- 3000 V Isolation
- Integrated Ring Detector
- Wake-Up on Ring
- Caller ID Support
- Integrated Analog Front End
- 2- to 4-Wire Hybrid
- Low-Power Standby Mode
- Low Profile SOIC Packages
- Patented ISOcap™ Technology



### Applications

- Software Modems
- Audio/Modem Riser Cards (AMR)
- Audio/Telephony Sub-Systems
- Mobile Daughter Cards (MDC)
- Mini-PCI Cards

### Description

The Si3036 is an integrated Direct Access Arrangement (DAA) chipset that provides a digital, programmable interface to a telephone line. Available in two 16-pin small outline packages (AC'97 interface on Si3024 and phone-line interface on Si3012), the chipset eliminates the need for an analog front end (AFE), an isolation transformer, relays, opto-isolators, and a 2- to 4-wire hybrid. The Si3036 dramatically reduces the number of discrete components and cost required to achieve compliance with FCC Part 68 and JATE. The Si3024 complies with the AC'97 2.1 specification.

### Functional Block Diagram



**Ordering Information**  
See page 48.

Pin Assignments															
Si3024															
MCLK/XIN	1	16	GPIO_A												
XOUT	2	15	GPIO_B												
BIT_CLK	3	14	ID1												
V <sub>D</sub>	4	13	V <sub>A</sub>												
SDATA_IN	5	12	GND												
SDATA_OUT	6	11	C1A												
SYNC	7	10	ID0												
RESET	8	9	AOUT												
Si3012															
TSTA	1	16	TX												
TSTB	2	15	NC												
IGND	3	14	RX												
C1B	4	13	REXT												
RNG1	5	12	DCT												
RNG2	6	11	HYBD												
QB	7	10	VREG2												
QE	8	9	VREG												

Patents pending



# TABLE OF CONTENTS

<b><u>Section</u></b>	<b><u>Page</u></b>
<b>Electrical Specifications</b>	<b>4</b>
<b>Typical Application Circuit</b>	<b>15</b>
Si3036 Schematic	15
Bill of Materials	16
Analog Output	17
<b>Functional Description</b>	<b>18</b>
Initialization	18
AC-Link	18
JATE Support	18
Isolation Barrier	18
Off-Hook	18
Ring Detect	19
Wake-Up on Ring	19
Pulse Dialing	20
On-Hook Line Monitor	20
Caller ID	20
Loop Current Monitor	20
Analog Output	21
Gain Control	21
Filter Selection	21
In-Circuit Testing	21
Lightning Test	21
Safety and Isolation	21
<b>Digital Interface</b>	<b>22</b>
Si3024 as Secondary Device	22
Si3024 as Primary MC'97 Codec	22
Si3024 Connection to the Digital AC'97 controller	22
Clocking	22
Resetting Si3036 Chipset	23
AC-Link Digital Serial Interface Protocol	23
Codec Register Access	27
AC-Link Low Power Mode	28
<b>Control Registers</b>	<b>30</b>
<b>Appendix—UL1950 3rd Edition</b>	<b>45</b>
<b>Ordering Guide</b>	<b>48</b>
<b>Package Outline</b>	<b>49</b>
<b>Contact Information</b>	<b>52</b>



## Electrical Specifications


**Table 1: Recommended Operating Conditions**

Parameter <sup>1</sup>	Symbol	Test Condition	Min <sup>2</sup>	Typ	Max <sup>2</sup>	Unit
Ambient Temperature <sup>3</sup>	T <sub>A</sub>	K-Grade	0	25	70	°C
Si3024 Supply Voltage, Analog	V <sub>A</sub>		4.75	5.0	5.25	V
Si3024 Supply Voltage, Digital <sup>4</sup>	V <sub>D</sub>	V <sub>A</sub> = 5V	4.75	5.0	5.25	V
Si3024 Supply Voltage, Digital <sup>4</sup>	V <sub>D</sub>	V <sub>A</sub> = Charge Pump	3.0	3.3	3.6	V
<b>Notes:</b> <ol style="list-style-type: none"> <li>1. The Si3036 specifications are guaranteed when the typical application circuit (including component tolerances) of Figure 19 and any Si3024 and Si3012 are used.</li> <li>2. All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25°C unless otherwise stated.</li> <li>3. The temperature specifications are guaranteed when using the typical application circuit on a 4 sq. in. minimum FR4 PCB. For other materials and smaller form factors, heat dissipation factors may apply. Contact Silicon Laboratories for more details.</li> <li>4. The digital supply, V<sub>D</sub>, can operate from either 3.3 V or 5.0 V. The Si3024 supports interface to 3.3 V logic when operating from 3.3 V. 3.3 V operation applies to both the AC'97 Digital Interface and the digital signals RESET, ID0, and ID1.</li> </ol>						

**Table 2: Loop Characteristics**

(V<sub>D</sub> = 3.0 to 3.6 V, V<sub>A</sub> = Charge Pump, T<sub>A</sub> = 0 to 70°C, See Figure 1)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
DC Termination Voltage	V <sub>TR</sub>	I <sub>L</sub> = 20 mA	—	—	7.7	V
DC Termination Voltage	V <sub>TR</sub>	I <sub>L</sub> = 105 mA	12	—	—	V
DC Ring Current	I <sub>RDC</sub>	w/ Caller ID	—	—	1	mA
DC Ring Current	I <sub>RDC</sub>	w/o Caller ID	—	—	20	μA
AC Termination Impedance	Z <sub>ACT</sub>		—	600	—	Ω
Operating Loop Current	I <sub>LP</sub>		20	—	120	mA
Loop Current Sense Bits	LCS	LCS = Fh	180	155	—	mA
Ring Detect Voltage	V <sub>RD</sub>		13	18	26	V <sub>RMS</sub>
Ring Frequency	F <sub>R</sub>		15	—	68	Hz
On-hook Leakage Current	I <sub>LK</sub>	V <sub>TR</sub> = -48V	—	—	1	μA
Ringer Equivalence Number	REN	w/ Caller ID	—	1.0	1.67	
Ringer Equivalence Number	REN	w/o Caller ID	—	0.2	—	



**Note:** The remainder of the circuit is identical to the one shown in Figure 19 on page 15.

**Figure 1. Test Circuit for Loop Characteristics**

**Table 3: DC Characteristics,  $V_D = +5\text{ V}$**

( $V_A = 4.75$  to  $5.25\text{ V}$ ,  $V_D = 4.75$  to  $5.25\text{ V}$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
High Level Input Voltage	$V_{IH}$		3.5	—	—	V
Low Level Input Voltage	$V_{IL}$		—	—	0.8	V
High Level Output Voltage	$V_{OH}$	$I_O = -2\text{ mA}$	2.4	—	—	V
Low Level Output Voltage	$V_{OL}$	$I_O = 2\text{ mA}$	—	—	0.4	V
Input Leakage Current	$I_L$		-10	—	10	$\mu\text{A}$
Power Supply Current, Analog	$I_A$	$V_A$ pin	—	0.1	2	mA
Power Supply Current, Digital	$I_D$	$V_D$ pin	—	14	17	mA
Total Supply Current, Sleep Mode	$I_A + I_D$		—	—	1.5	mA

**Table 4: DC Characteristics,  $V_D = +3.3\text{ V}$**

( $V_D = 3.0$  to  $3.6\text{ V}$ ,  $V_A = \text{Charge Pump}$ ,  $T_A = 0$  to  $70^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
High Level Input Voltage	$V_{IH}$		2.4	—	—	V
Low Level Input Voltage	$V_{IL}$		—	—	0.8	V
High Level Output Voltage	$V_{OH}$	$I_O = -2\text{ mA}$	2.4	—	—	V
Low Level Output Voltage	$V_{OL}$	$I_O = 2\text{ mA}$	—	—	0.35	V
Input Leakage Current	$I_L$		-10	—	10	$\mu\text{A}$
Power Supply Current, Digital	$I_D$	$V_D$ pin	—	12	14.5	mA
Total Supply Current, Sleep Mode	$I_A + I_D$		—	1.5	3.0	mA

**Table 5: AC Characteristics**(V<sub>D</sub> = 3.0 to 5.25 V, V<sub>A</sub> = Charge Pump, T<sub>A</sub> = 0 to 70°C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Freq Response, Transmit <sup>1</sup>	F <sub>RT</sub>	Low -3 dB corner	—	16	—	Hz
Transmit Full Scale Level <sup>2</sup> (0 dB gain)	V <sub>TX</sub>		—	0.98	—	V <sub>peak</sub>
Freq Response, Receive <sup>1</sup>	F <sub>RR</sub>	Low -3 dB corner	—	16	—	Hz
Receive Full Scale Level <sup>2,3</sup> (0 dB gain)	V <sub>RX</sub>		—	0.98	—	V <sub>peak</sub>
Dynamic Range <sup>4</sup>	DR	VIN = 1 kHz, -3 dBFS	80	86	—	dB
Dynamic Range <sup>5</sup>	DR	VIN = 1 kHz, -3 dBFS	—	84	—	dB
Total Harmonic Distortion <sup>6</sup>	THD	VIN = 1 kHz, -3 dBFS	—	-84	—	dB
Dynamic Range (call progress AOUT)	DR <sub>AO</sub>	VIN = 1 kHz	60	—	—	dB
THD (call progress AOUT)	THD <sub>AO</sub>	VIN = 1 kHz	—	1.0	—	%
AOUT Full Scale Level			—	0.75V <sub>A</sub>	—	V <sub>p-p</sub>
AOUT Output Impedance			—	10	—	kΩ
Mute Level (call progress AOUT)			-90	—	—	dBFS
Dynamic Range (Caller ID mode)	DR <sub>CID</sub>	VIN = 1 kHz, -13 dBFS	—	60	—	dB
Caller ID Full Scale Level (0 dB gain) <sup>2</sup>	V <sub>CID</sub>		—	0.8	—	V <sub>peak</sub>

**Notes:**

1. These characteristics are determined by external components. See Figure 19 on page 15.
2. Parameter measured at tip and ring of Figure 19 on page 15.
3. Receive Full Scale Level will produce -0.9 dBFS at SDATA\_IN.
4. DR = 3 dB + 20log (RMS signal/RMS noise). Applies to both transmit and receive paths. Measurement bandwidth is 300 to 3400 Hz. Sample rate = 9.6 kHz, loop current = 40 mA.
5. DR = 3 dB + 20log (RMS signal/RMS noise). Applies to both transmit and receive paths. Measurement bandwidth is 15 to 3400 Hz. Sample rate = 9.6 kHz, loop current = 40 mA.
6. THD = 20log (RMS distortion/RMS signal). This applies to both the transmit and receive paths. Sample rate = 9.6 kHz, loop current = 40 mA.


**Table 6: Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
DC Supply Voltage	V <sub>D</sub> , V <sub>A</sub>	-0.5 to 6.0	V
Input Current, Si3024 Digital Input Pins	I <sub>IN</sub>	± 10	mA
Digital Input Voltage	V <sub>IND</sub>	-0.3 to (V <sub>D</sub> + 0.3)	V
Operating Temperature Range	T <sub>A</sub>	-40 to 100	°C
Storage Temperature Range	T <sub>STG</sub>	-65 to 150	°C


**Note:** Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 7: AC Link Timing Characteristics—Cold Reset**(V<sub>D</sub> = 3.0 to 3.6 V, V<sub>A</sub> = Charge Pump, T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF)

Parameter	Symbol	Min	Typ	Max	Unit
RESET Active Low Pulse Width	T <sub>rst_low</sub>	1.0	—	—	μs
RESET Inactive to BIT_CLK Startup Delay	T <sub>rst2clk</sub>	162.8	—	—	ns

**Figure 2. Cold Reset Timing Diagram****Table 8: AC Link Timing Characteristics—Warm Reset**(V<sub>D</sub> = 3.0 to 3.6 V, V<sub>A</sub> = Charge Pump, T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF)

Parameter	Symbol	Min	Typ	Max	Unit
SYNC Active High Pulse Width	T <sub>sync_high</sub>	1.0	—	—	μs
SYNC Inactive to BIT_CLK Startup Delay	T <sub>sync2clk</sub>	162.8	—	—	ns

**Figure 3. Warm Reset Timing Diagram**




**Table 9. AC Link Timing Characteristics—Clocks**

( $V_D = 3.0$  to  $3.6$  V,  $V_A =$  Charge Pump,  $T_A = 25^\circ\text{C}$ ,  $C_L = 50$  pF)

Parameter	Symbol	Min	Typ	Max	Unit
BIT_CLK Frequency		—	12.288	—	MHz
BIT_CLK Period	$T_{\text{clk\_period}}$	—	81.4	—	ns
BIT_CLK Output Jitter		—	—	750	ps
BIT_CLK High Pulse Width*	$T_{\text{clk\_high}}$	36	40.7	45	ns
BIT_CLK low Pulse Width*	$T_{\text{clk\_low}}$	36	40.7	45	ns
SYNC Frequency		—	48.0	—	kHz
SYNC Period	$T_{\text{sync\_period}}$	—	20.8	—	$\mu\text{s}$
SYNC High Pulse Width	$T_{\text{sync\_high}}$	—	1.3	—	$\mu\text{s}$
SYNC Low Pulse Width	$T_{\text{sync\_low}}$	—	19.5	—	$\mu\text{s}$


**\*Note:** Worst case duty cycle restricted to 45/55.




**Figure 4. Clocks Timing Diagram**

**Table 10. AC Link Timing Characteristics—Data Setup and Hold**(V<sub>D</sub> = 3.0 to 3.6 V, V<sub>A</sub> = Charge Pump, T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF)

Parameter	Symbol	Min	Typ	Max	Unit
Setup to Falling Edge of BIT_CLK	T <sub>setup</sub>	15.0	—	—	ns
Hold from Falling Edge of BIT_CLK	T <sub>hold</sub>	5.0	—	—	ns

**Figure 5. Data Setup and Hold Timing Diagram****Table 11. AC Link Rise and Fall Times**(V<sub>D</sub> = 3.0 to 3.6 V, V<sub>A</sub> = Charge Pump, T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF)


Parameter	Symbol	Min	Typ	Max	Unit
BIT_CLK Rise Time	Trise <sub>clk</sub>	2	—	6	ns
BIT_CLK Fall Time	Tfall <sub>clk</sub>	2	—	6	ns
SYNC Rise Time	Trise <sub>sync</sub>	2	—	6	ns
SYNC Fall Time	Tfall <sub>sync</sub>	2	—	6	ns
SDATA_IN Rise Time	Trise <sub>din</sub>	2	—	6	ns
SDATA_IN Fall Time	Tfall <sub>din</sub>	2	—	6	ns
SDATA_OUT Rise Time	Trise <sub>dout</sub>	2	—	6	ns
SDATA_OUT Fall Time	Tfall <sub>dout</sub>	2	—	6	ns

**Figure 6. Signal Rise and Fall Timing Diagram**

**Table 12. AC Link Timing Characteristics— Low Power Mode Timing**

( $V_D = 3.0$  to  $3.6$  V,  $V_A$  = Charge Pump,  $T_A = 25^\circ\text{C}$ ,  $C_L = 50$  pF)

Parameter	Symbol	Min	Typ	Max	Unit
End of Slot 2 to BIT_CLK, SDATA_IN Low	$T_{s2\_pdown}$	—	—	1.0	$\mu\text{s}$



**Figure 7. AC-Link Low Power Mode Timing Diagram**


**Table 13. ATE Test Mode**

( $V_D = 3.0$  to  $3.6$  V,  $V_A$  = Charge Pump,  $T_A = 25^\circ\text{C}$ ,  $C_L = 50$  pF)

Parameter <sup>1,2</sup>	Symbol	Min	Typ	Max	Unit
Setup to falling edge of $\overline{\text{RESET}}$ (also applies to SYNC)	$T_{\text{setup2rst}}$	15.0	—	—	ns
Rising edge of $\overline{\text{RESET}}$ to Hi-Z delay	$T_{\text{off}}$	—	—	25.0	ns

**Notes:**

1. All AC link signals are normally low through the trailing edge of  $\overline{\text{RESET}}$ . Bringing SDATA\_OUT high for the trailing edge of RESET causes AC'97 AC-link outputs to go high impedance, which is suitable for ATE in circuit testing.
2. When the test mode has been entered, AC'97 must be issued another  $\overline{\text{RESET}}$  with all AC-link signals low to return to the normal operating mode.



**Figure 8. ATE Test Mode Timing Diagram**


**Table 14: Digital FIR Filter Characteristics—Transmit and Receive**(V<sub>D</sub> = 3.0 to 3.6 V, V<sub>A</sub> = Charge Pump, Sample Rate = 8 kHz, T<sub>A</sub> = 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Passband (0.1 dB)	F <sub>(0.1 dB)</sub>	0	—	3.3	kHz
Passband (3 dB)	F <sub>(3 dB)</sub>	0	—	3.6	kHz
Passband Ripple Peak-to-Peak		−0.1	—	0.1	dB
Stopband		—	4.4	—	kHz
Stopband Attenuation		−74	—	—	dB
Group Delay	t <sub>gd</sub>	—	12/Fs	—	sec


**Note:** Typical FIR filter characteristics for Fs = 8000 Hz are shown in Figures 9, 10, 11, and 12.**Table 15: Digital IIR Filter Characteristics—Transmit and Receive**(V<sub>D</sub> = 3.0 to 3.6 V, V<sub>A</sub> = Charge Pump, Sample Rate = 8 kHz, T<sub>A</sub> = 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Passband (3 dB)	F <sub>(3 dB)</sub>	0	—	3.6	kHz
Passband Ripple Peak-to-Peak		−0.2	—	0.2	dB
Stopband		—	4.4	—	kHz
Stopband Attenuation		−40	—	—	dB
Group Delay	t <sub>gd</sub>	—	1.6/Fs	—	sec


**Note:** Typical IIR filter characteristics for Fs = 8000 Hz are shown in Figures 13, 14, 15, and 16. Figures 17 and 18 show group delay versus input frequency.




**Figure 9. FIR Receive Filter Response**



**Figure 11. FIR Transmit Filter Response**



**Figure 10. FIR Receive Filter Passband Ripple**



**Figure 12. FIR Transmit Filter Passband Ripple**

For Figures 9–12, all filter plots apply to a sample rate of  $F_s = 8$  kHz. The filters scale with the sample rate as follows:

$$F_{(0.1 \text{ dB})} = 0.4125 F_s$$

$$F_{(-3 \text{ dB})} = 0.45 F_s$$

where  $F_s$  is the sample frequency.




Figure 13. IIR Receive Filter Response




Figure 15. IIR Transmit Filter Response




Figure 14. IIR Receive Filter Passband Ripple




Figure 16. IIR Transmit Filter Passband Ripple

For Figures 13–16, all filter plots apply to a sample rate of  $F_s = 8$  kHz. The filters scale with the sample rate as follows:

$$F_{(-3\text{ dB})} = 0.45 F_s$$

where  $F_s$  is the sample frequency.




Figure 17. IIR Receive Group Delay




Figure 18. IIR Transmit Group Delay

## Typical Application Circuit




Figure 19. Typical Application Circuit for the Si3036



## Bill of Materials

Table 16. FCC Component Values—Si3036 Chipset


Symbol <sup>1</sup>	Value	Suppliers
C1,C4	150 pF, 3 kV, X7R, $\pm 20\%$	Novacap, Venkel, Johanson, Murata, Panasonic, SMEC
C2	Not Installed	
C3	0.22 $\mu$ F, 16 V, X7R, $\pm 20\%$	
C5	1 $\mu$ F, 16 V, Tant/Elec, $\pm 20\%$	
C6,C10,C16	0.1 $\mu$ F, 16 V, X7R, $\pm 20\%$	
C7,C8,C9	15 nF, 250 V, X7R, $\pm 20\%$	Novacap, Johanson, Murata, Panasonic, SMEC
C11	39 nF, 16 V, X7R, $\pm 20\%$	
C12 <sup>2</sup>	2.7 nF, 16 V, X7R, $\pm 20\%$	
C23 <sup>2</sup>	0.1 $\mu$ F, 16 V, Tant/Elec/X7R, $\pm 20\%$	
C24,C25,C31,C32 <sup>3</sup>	1000 pF, 3 kV, X7R, $\pm 10\%$	Novacap, Venkel, Johanson, Murata, Panasonic, SMEC
C34,C35 <sup>4</sup>	33 pF, 16 V, NPO, $\pm 5\%$	Novacap, Venkel, Johanson, Murata, Panasonic, SMEC
C30 <sup>5</sup>	Not Installed	
D1,D2 <sup>6</sup>	Dual Diode, 300 V, 225 mA	Central Semiconductor
FB1,FB2	Ferrite Bead	Murata
Q1,Q3	A42, NPN, 300 V	Motorola, Fairchild
Q2	A92, NPN, 300 V	Motorola, Fairchild
RV1	Sidactor, 270 V, 100 A	Teccor, ST Microelectronics, Microsemi, TI
RV2	MOV, 240 V	Panasonic
R1	51 $\Omega$ , 1/2 W $\pm 5\%$	
R2	15 $\Omega$ , 1/4 W $\pm 5\%$	
R4 <sup>2</sup> ,R18,R21 <sup>2</sup>	301 $\Omega$ , 1/10 W, $\pm 1\%$	
R5,R6	36 k $\Omega$ , 1/10 W $\pm 5\%$	
R9,R10	2 k $\Omega$ , 1/10 W $\pm 5\%$	
R22,R23	20 k $\Omega$ , 1/10 W $\pm 5\%$	
U1	Si3024	Silicon Labs
U2	Si3012	Silicon Labs
Y1 <sup>4</sup>	24.576 MHz, 18 pF, 50 ppm	
Z1	Zener diode, 18 V	Vishay, Rohm, Motorola

**Notes:**

1. The following reference designators were intentionally omitted: C13–C15, C17–C22, C26–C29, C31–C33, R3, R7, R8, R11–R17, R19, and R20.
2. If JATE support is not required, C12 and C23 may be removed.
3. Alternate population option is C24, C25 (2200 pF, 3 kV, X7R,  $\pm 10\%$  and C31, C32 not installed).
4. Y1, C34, and C35 should be installed if the Si3024 is configured as a primary device.
5. Install only if needed for improved radiated emissions performance (10 pF, 16 V, NPO,  $\pm 10\%$ ).
6. Several diode bridge configurations are acceptable (suppliers include General Semi, Diodes Inc.)

## Analog Output

Figure 20 illustrates an optional application circuit to support the analog output capability of the Si3036 for call progress monitoring purposes. The AOUT level can be set to 0 dB, -6 dB, -12 dB, and mute for both transmit and receive paths through the ATM/ARM bits in register 5Ch. U1 provides a gain of 26 dB. Additional gain adjustments may be made by varying the voltage divider created by R1 and R3.



**Figure 20. Optional Connection to AOUT for a Call Progress Speaker**

**Table 17. Component Values—Optional Connection to AOUT**

Symbol	Value
C1	2200 pF, 16 V, $\pm 20\%$
C2, C3, C5	0.1 $\mu$ F, 16 V, $\pm 20\%$
C4	100 $\mu$ F, 16 V, Elec. $\pm 20\%$
C6	820 pF, 16 V, $\pm 20\%$
R1	10 k $\Omega$ , 1/10 W, $\pm 5\%$
R2	10 $\Omega$ , 1/10 W, $\pm 5\%$
R3	47 k $\Omega$ , 1/10 W, $\pm 5\%$
U1	LM386

## Functional Description

The Si3036 is an integrated chipset that provides a low-cost, isolated, silicon-based MC97-compliant interface to the telephone line. The chipset reduces cost and board area by eliminating the need for a modem AFE or serial codec. It also eliminates the need for an isolation transformer, relays, opto-isolators, and a 2- to 4-wire hybrid. The Si3036 complies with the AC'97 2.1 specification and requires only a few low-cost discrete components to achieve full compliance with FCC Part 68 and JATE out-of-band noise requirements. See Figure 19 on page 15 for a typical application circuit. See the pin-compatible Si3038 data sheet for designs requiring global compliance.

## Initialization

When the Si3036 is initially powered up, the **RESET** pin should be asserted. When the **RESET** pin is deasserted, the registers will have default values. This reset condition guarantees the line-side chip (Si3012) is powered down with no possibility of loading the line (i.e., off-hook). An example initialization procedure is outlined below:

1. Execute a register reset by writing (any value) to register 3Ch.
2. Program the desired sample rate with register 40h (42h). See register 40h (42h) description on page 33 for allowable sample rates.
3. Write 0x0000 to register 3Ch to power up the Si3036.
4. Wait for the Si3036 to complete power up. The lower 8 bits indicate that the Si3036 is ready. If the Si3036 is configured as line #1 codec, 3Eh[7:0] = 0x0F indicates readiness. If the codec is configured as line #2, 3Eh[7:0] = 0x33 indicates readiness.
5. Program GPIO registers to desired modes (registers 4Ch–54h).
6. Program DAC/ADC levels with register 46h (48h).

After this procedure is complete, the Si3036 is ready for ring detection and off-hook operation.

## AC-Link

AC-link is a bidirectional, fixed rate, serial PCM digital stream. It handles multiple input and output audio streams and control register accesses employing a time division multiplexed (TDM) scheme. The AC-link architecture divides each audio frame into 12 outgoing and 12 incoming data streams, each with 20-bit sample resolution.

The AC-link serial interconnect defines a digital data and control pipe between the controller and the codec. The AC-link supports 12 20-bit slots at 48 kHz on SDATA\_IN and SDATA\_OUT. The TDM “slot-based” architecture

supports a per-slot valid tag infrastructure that is the source of each slot's data sets or clears to indicate the validity of the slot data within the current frame. For modem AFE, data streams at a variety of required sample rates can be supported.

## JATE Support

Capacitor C23 adds the necessary transmit out-of-band filtering required to meet JATE out-of-band noise specifications. The addition of C23 alters the transmit path frequency response which must be balanced with capacitor C12 to obtain maximum hybrid cancellation.

Products using the Si3036 which have been submitted for JATE approval should document a waiver for the JATE DC Termination specification. This specification is met in the Si3038 global DAA device.

## Isolation Barrier

The Si3036 achieves an isolation barrier through low-cost, high-voltage capacitors in conjunction with Silicon Laboratories' patented ISOcap signal processing techniques. These techniques eliminate any signal degradation due to capacitor mismatches, common mode interference, or noise coupling. As shown in Figure 19 on page 15, the C1, C2, C4, C24, and C25 capacitors isolate the Si3024 (system side) from the Si3012 (line side). All transmit, receive, control, ring detect, and caller ID data are communicated through this barrier.

The ISOcap communications link is disabled by default. The PR bits in register 3Eh must be cleared, and the sample rate must be set in register 40h/42h. No communication between the Si3024 and Si3012 can occur until these conditions are set.

## Off-Hook

The communication system generates an off-hook command by writing a logic 1 to GPIO0 (line 1) or GPIO10 (line 2) of slot 12. The off-hook state is used to seize the line for an incoming/outgoing call and can also be used for pulse dialing. When in the on-hook state, negligible DC current flows through the hookswitch. In the off-hook state, the hookswitch transistor pair, Q1 & Q2, turn on.

The net effect of the off-hook signal is the application of a termination impedance across tip and ring and the flow of DC loop current. The termination impedance has both an AC and DC component.

The AC termination impedance is a 604-Ω resistor, which is connected to the TX pin. The DC termination is a 51-Ω resistor, which is connected to the DCT pin.

When executing an off-hook sequence, the Si3036 requires 1548/Fs seconds to complete the off-hook and

provide phone line data on the AC link. This includes the 12/Fs filter group delay. If necessary, for the shortest delay, a higher Fs may be established prior to executing the off-hook. The delay allows line transients to settle prior to normal use.

## Ring Detect

The ring signal enters the Si3036 through low-value capacitors (C7 and C8) connected to tip and ring.

The integrated ring detect of the Si3036 chipset allows it to present the ring signal to the AC'97 controller through the AC-link with no additional signaling required. The signal sent to the AC'97 controller is a clipped version of the original ring signal. In addition, the Si3036 passes through the caller ID data unaltered.

The system can detect a ring occurring by the status of the GPIO1 (GPIO11) bit of slot 12. This bit is set when the line-side device detects a ring signal at RNG1 and RNG2. When this state occurs, the line-side chip draws a small amount of DC current from the line to provide the digitized line data to the AC'97 controller. The GPIO1 (GPIO11) bit clears when the system either goes off-hook or 4.5 to 9 seconds after the last ring is detected.

The ring information is passed to the AC'97 controller via the SDATA\_IN pin. SDATA\_IN will be -32768 (8000h) while the RNG1-RNG2 voltage is between the ring thresholds. When a ring is detected, SDATA\_IN will transition rather quickly to +32767 while the ring signal is positive, then go back to -32768 while the ring is near zero and negative. Thus a near square wave is presented on SDATA\_IN that swings from -32768 to +32767 in cadence with the ring signal.

## Wake-Up on Ring

Ring is an example of an event that might need to wake-up a PC that has suspended into a low-power state. Power management (or wake) event support for a modem is a key feature of the current PC industry standards.

The Si3036 provides wake-up on ring through the AC-link as defined by the AC'97 ver 2.1 specification. In an implementation designed for wake-on ring where the Si3036 and AC-link are both completely powered by Vaux, a ring detected at the RNG1 and RNG2 pins of the Si3036 causes the assertion of the power management signal to the system. The power management signal is the rising edge of the SDATA\_IN signal when the Si3036 is in low-power mode. The power management event signal assertion causes the system to resume so that the modem event (ring) can be serviced. The first thing that the device driver must do to reestablish communications with the Si3036 is to command the AC'97 Digital Controller to execute a warm reset to the AC-link. Figure 21 illustrates the entire sequence.

The rising edge of SDATA\_IN causes the AC'97 Digital Controller to assert its power management signal to the system's ACPI controller. The Si3036 will keep SDATA\_IN high until it has sampled SYNC having gone high, and then low (warm reset). The power management event is cleared out in the AC'97 Digital Controller by system software, asynchronous to AC-link activity. The AC'97 Digital Controller should always monitor the Si3036's ready bit before sending data to it. The modem driver should read the GPIO Pin Status register to determine if the wake event was due to the ring signal before executing a register reset.

Before entering the low-power mode, the Si3036 must be enabled to cause the wake signal when receiving a ring. This is done by programming the GPIO Pin Sticky (50h) and GPIO Wake Up Mask (52h) registers and clearing previous sticky GPIO events. Before setting the MLNK bit the driver should do the following:

1. Set the GS1 bit in register 50h (GS11 if using line #2).
2. Set the GW1 bit in register 52h (GW11 for line #2).
3. Clear a possible old sticky event by writing a 0 to the G11 (GI11 for line #2) bit in the read-only register—GPIO Pin Status register (54h).




Figure 21. AC-Link Power-Down/Up Sequence

If the AC'97 Digital Controller allows the  $\overline{\text{RESET}}$  signal to go low during the low-power mode of the Si3036, the wake event will be a cold reset (rising edge of  $\overline{\text{RESET}}$ ), and the modem driver should reprogram the GPIO Pin Sticky register to set the GS1 (or GS11) bit. This will allow the modem driver to read the sticky value of the GPIO Pin Status register.

The Si3036 can also be programmed to wake up on events due to GPIO\_A and GPIO\_B.

## Pulse Dialing

Pulse dialing is accomplished by going off and on hook to generate make and break pulses. The nominal rate is 10 pulses per second.

The Si3036 DC holding circuit has active control of the on-hook and off-hook transients to maintain pulse dialing fidelity.

## On-Hook Line Monitor

The Si3036 allows the user to receive line activity when in an on-hook state. The LINE1\_CID/LINE2\_CID bit in slot 12 enables a low-power ADC which digitizes the signal passed across the RNG1/2 pins. This signal is passed across the AC-link to the AC'97 controller. A current of approximately 450  $\mu\text{A}$  is drawn from the line when this bit is activated. This mode is typically used to detect caller ID data (see the "Caller ID" section).

The on-hook line monitor can also be used to detect whether a phone line is physically connected to the Si3012 and associated circuitry. If a line is present and the LINE1\_CID/LINE2\_CID bit is set, SDATA\_IN will have a near zero value and the LCS[3:0] bits will read 1111b. Due to the nature of the low-power ADC, the data presented on SDATA\_IN could have up to a 10% DC Offset.

If no line is connected, the output of SDATA\_IN will move towards a negative full scale value ( $-32768$ ). The value is guaranteed to be at least 89% of negative full scale. In addition, the LCS[3:0] bits will be zero.

## Caller ID

Using the on-hook line monitor feature, the Si3036 provides the designer with the ability to pass caller ID data from the phone line to the AC-link interface.

In countries where the caller ID data is passed on the phone line between the first and second rings, the following method should be utilized to capture the caller ID data. The LINE1\_CID/LINE2\_CID bit (GPIO2/12 in slot 12) should be set upon completion of the first ring signal. This bit enables a low-power ADC (approximately 450  $\mu\text{A}$  is drawn from the line) which digitizes the signal passed across the RNG1/2 pins. This signal is passed across the ISOcap to the AC-link interface. The


LINE1\_CID/LINE2\_CID bit should be cleared after the caller ID data is received and prior to the second ring.

Due to the nature of the low-power ADC, the data presented on SDATA\_IN will have up to a 10% DC Offset. The caller ID decoder must use either a high pass or band pass filter to accurately retrieve the caller ID data.

## Loop Current Monitor

It may be desirable to have a measurement of the loop current being drawn from the line. This measurements can be used to tell whether a telephone line is connected, whether a parallel handset has been picked up, or if excessive loop current is present.

When the system is in an off-hook state, the LCS bits of register 5Eh indicate the approximate amount of DC loop current. The LCS is a 4-bit value ranging from zero to fifteen. Each unit represents approximately 6 mA of loop current from LCS codes 1–14. The typical LCS transfer function is shown in Figure 22:



**Figure 22. Typical LCS Transfer Function**

An LCS value of zero means the loop current is less than required for normal operation and the system should be on-hook. Typically, an LCS value of 15 means the loop current is greater than 155 mA.

The LCS detector has a built-in hysteresis of 2 mA. This allows for a stable LCS value when the loop current is near a transition level. The LCS value is a rough approximation of the loop current, and the designer is advised to use this value in a relative means rather than an absolute value.

This feature enables the modem to determine if an additional line has "picked up" while the modem is transferring information. In the case of a second phone going off-hook, the loop current falls approximately 50% and is reflected in the value of the LCS bits.



## Analog Output

The Si3036 supports an analog output (AOUT) for driving the call progress speaker. AOUT is an analog signal comprised of a mix of the transmit and receive signals.

The AOUT level can be adjusted via the ATM and ARM bits in control register 5Ch. The transmit portion of AOUT can be set to -20 dB, -26 dB, -32 dB, or mute. The receive portion of AOUT can be set to 0 dB, -6 dB, -12 dB, or mute. Figure 20 on page 17 illustrates a recommended application circuit. Note that in the configuration shown, the LM386 provides a gain of 26 dB. Additional gain adjustments may be made by varying the voltage divider created by R1 and R3.

## Gain Control

The Si3036 supports multiple gain and attenuation settings in register 46h/48h for the receive and transmit paths, respectively. The receive path can support gains of 0, 3, 6, 9, and 12 dB, as selected by ADC[3:1] bits. The receive path can also be muted by setting bit 7. The transmit path can support attenuations of 0, 3, 6, 9, and 12 dB, as selected by DAC[3:1] bits. The transmit path can also be muted by setting bit 15.

## Filter Selection

The Si3036 supports additional filter selections for the receive and transmit signals. The IIRE bit of register 5Ch, when set, enables the IIR filters. This filter provides a much lower, however non-linear, group delay than the default FIR filters.

## In-Circuit Testing

The Si3036's advanced design provides the modem manufacturer with increased ability to determine system functionality during production line tests, as well as user diagnostics. Several loopback modes exist allowing increased coverage of system components.

The loopback mode allows the data pump to provide a digital input test pattern on SDATA\_IN and receive a corresponding digital test pattern back on SDATA\_OUT. To enable this mode, set L1B[2:0] (L2B[2:0])=101 in register 56h. In this mode, the isolation barrier is actually being tested. The digital stream is delivered across the isolation capacitors, C1 and C2 of Figure 19 on page 15, to the line-side device and returned across the same barrier.

The digital DAC loopback mode allows data to be sent on the digital path from SDATA\_IN to the digital section of DAC to ADC to SDATA\_OUT. This loopback mode is used when the line-side chip is in power-down mode. To enable this mode, set L1B[2:0] (L2B[2:0])=011 in register 56h.

The remote analog loopback mode allows an external device to drive the receive pins of the line-side chip and receive the signal from the transmit pins. This mode allows testing of external components connecting the RJ-11 jack (tip and ring) to the line side of the Si3012. To enable this mode, set L1B[2:0] (L2B[2:0]) = 100 in register 56h.

The ADC loopback mode allows an external device to drive the receive pins of the Si3012. The signal is then digitized on the Si3012 and sent to the Si3024, which sends the data back to the Si3012. The signal is then converted back to analog. The external device receives the signal on the transmit pins. This mode allows testing of the Si3036s converters and external devices between the Si3012 and RJ-11 jack. To enable this mode, set the L1B[2:0] (L2B[2:0]) = 001.

The final two testing modes, local analog loopback and external analog loopback, allow the system to test the basic operation of the converters on the line side and the functionality of the external components. In local analog loopback mode, the AC'97 controller provides a digital test waveform on SDATA\_OUT. This data is passed across the isolation barrier, converted to analog, internally looped to the receive path, converted to digital, passed back across the isolation barrier, and presented to the AC'97 controller. To enable local and analog loopback, set L1B[2:0] (L2B[2:0]) = 010. External analog loopback mode allows the system to test external components by passing converted data (from SDATA\_IN) to the transmit pin, which is looped externally to the receive pin. To enable external analog loopback, set L1B[2:0] (L2B[2:0]) = 110. Both analog loopback modes require power, which is typically supplied by the loop current from tip and ring.

## Lightning Test

The Si3036 chipset meets the lightning test requirements of FCC part 68.

## Safety and Isolation

The Si3036 chipset meets the requirements of FCC part 68 and UL1950 3rd Edition.

## Digital Interface

The ID pins configure the Si3024 as a primary or secondary AC'97 device as shown in Table 18.

**Table 18. Device ID Configuration**

$\overline{\text{ID1}}$	$\overline{\text{ID0}}$	Device
1	1	Primary device
1	0	Secondary device #1
0	1	Secondary device #2
0	0	Factory Test

The following sections describe Si3024 operation.

### Si3024 as Secondary Device

The Si3024 can operate as a secondary device, which allows up to two Si3024s to exist on the AC-link along with a primary device. The primary device can be an AC'97 Rev. 2.1-compatible codec or an Si3024 configured as the primary device. When configured as a secondary device, the Si3024's BIT\_CLK becomes an input and is used as the master clock.

### Si3024 as Primary MC'97 Codec

The Si3024 can operate as a primary AC'97 Rev 2.1 compatible codec. However, when there is an audio AC'97 codec present on the AC link, the Si3024 should be configured as a secondary codec, and the audio AC'97 codec should be configured as the primary.

When the Si3024 is configured as a primary device, clocking is derived from a 24.576 MHz crystal across the XIN and XOUT pins. An external 24.576 MHz

Master Clock can also be applied to XIN.


### Si3024 Connection to the Digital AC'97 controller

The Si3024 communicates with its companion AC'97 controller through a digital serial link called the AC-link. All digital audio streams, optional modem line codec streams, and command/status information is communicated over this point to point serial interconnect. Figure 23 illustrates the breakout of the connecting signals.

### Clocking

The Si3024 derives its internal clock, when primary, from the 24.576 MHz clock and drives a buffered and divided down (1/2) clock to its digital companion controller over AC-link through the BIT\_CLK signal. Clock jitter at the DACs and ADCs is a fundamental impediment to high quality output, and the internally generated clock provides the Si3024 with a clean clock that is independent of the physical proximity of the Si3024's companion AC'97 controller.

The beginning of all audio sample packets, or Audio Frames, transferred over AC-link is synchronized to the rising edge of the SYNC signal. SYNC is driven by the AC'97 controller. The AC'97 controller takes BIT\_CLK as an input and generates SYNC by dividing BIT\_CLK by 256 and applying some conditioning to tailor its duty cycle. This yields a 48-kHz SYNC signal whose period defines an audio frame. Data is transitioned on AC-link on each rising edge of BIT\_CLK and subsequently sampled on the receiving side of AC-link on each immediately following falling edge of BIT\_CLK.



**Figure 23. Si3024 Connection to AC'97 Controller (Primary Device Configuration)**

## Resetting Si3036 Chipset

There are three types of reset:

- **Cold reset**—Initializes all Si3036 logic (registers included) to its default state. Initiated by bringing  $\overline{\text{RESET}}$  low at least 1  $\mu\text{s}$  during a time when  $\text{BIT\_CLK}$  is inactive.
- **Warm reset**—Leaves the register contents unaltered. Initiated by bringing SYNC high for at least 1  $\mu\text{s}$  in the absence of  $\text{BIT\_CLK}$ .
- **Register reset**—Initializes only the registers to their default states. Initiated by a write to register 3Ch.

After signaling a reset to the Si3036 chipset, the AC'97 controller should not attempt to play or capture modem data until it has sampled a Codec Ready indication from the Si3036 chipset. See "AC-Link Audio Input Frame (SDATA\_IN)," on page 26.

## AC-Link Digital Serial Interface Protocol

The Si3024 incorporates a 5-pin digital serial interface that links it to the AC'97 controller. AC-link is a bi-directional, fixed rate, serial PCM digital stream. It handles multiple input and output audio streams (including modems), as well as control register accesses employing a TDM scheme. The AC-link architecture divides each audio frame into 12 outgoing and 12 incoming data streams, each with 20-bit sample resolution. The Si3024 data streams are as follows:

- **Control**—Control register write port; two output slots
- **Status**—Control register read port; two input slots
- **Modem Line Codec Output**—Modem line codec DAC input stream; one output slot per line
- **Modem Line Codec Input**—Modem line codec ADC output stream; one input slot per line
- **I/O Control**—DAA control and GPIO; one output slot
- **I/O Status**—DAA status and GPIO; one input slot

Synchronization of all AC-link data transactions is signaled by the AC'97 controller. The Si3024 drives the serial bit clock onto AC-link, which the AC'97 controller then qualifies with a synchronization signal to construct audio frames.

The SYNC signal, fixed at 48 kHz, is derived by dividing down the serial bit clock ( $\text{BIT\_CLK}$ ). Buckle, fixed at 12.288 MHz, provides the necessary clocking granularity to support 12 20-bit outgoing and incoming time slots. AC-link serial data is transitioned on each rising edge of  $\text{BIT\_CLK}$ . The receiver of AC-link data, the Si3024 for outgoing data and the AC'97 controller for incoming data, samples each serial bit on the falling edges of  $\text{BIT\_CLK}$ .

The AC-link protocol provides for a special 16-bit time slot (Slot 0) wherein each bit conveys a valid tag for its

corresponding time slot within the current audio frame. A 1 in a given bit position of slot 0 indicates that the corresponding time slot within the current audio frame has been assigned to a data stream and contains valid data. If a slot is tagged invalid, it is the responsibility of the data source (the Si3024 for the input stream, the AC'97 controller for the output stream) to populate all bit positions with 0s during that slot's active time.

SYNC remains high for a total duration of 16  $\text{BIT\_CLKs}$  at the beginning of each audio frame. The portion of the audio frame where SYNC is high is called the Tag Phase. The remainder of the audio frame where SYNC is low is called the Data Phase. See Figure 24.

Additionally, for power savings, all clock, sync, and data signals can be halted. The Si3036 chipset maintains its register contents intact when entering a power-savings mode.

## AC-Link Audio Output Frame (SDATA\_OUT)

The audio output frame data streams correspond to the multiplexed bundles of all digital output data targeting the Si3036's DAC inputs and control registers. Each audio output frame supports up to 12 20-bit outgoing data time slots. Slot 0 is a special reserved time slot containing 16 bits used for AC-link protocol infrastructure.

Within slot 0, the first bit is a global bit ( $\text{SDATA\_OUT}$  slot 0, bit 15) which flags the validity for the entire audio frame. If the Valid Frame bit is a 1, the current audio frame contains at least one slot time of valid data. The next 12 bit positions sampled by the Si3024 indicate which of the corresponding 12 time slots contain valid data. In this way, data streams of differing sample rates can be transmitted across AC-link at its fixed 48-kHz audio frame rate. Figure 25 illustrates the time slot-based AC-link protocol.






Figure 24. Standard Bidirectional Audio Frame




Figure 25. AC-Link Audio Output Frame

A new audio output frame begins with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT\_CLK. On the immediately following falling edge of BIT\_CLK, the Si3024 samples the assertion of SYNC. This falling edge marks the time when both sides of AC-link are aware of the start of a new audio frame. On the next rising of BIT\_CLK, the AC'97 controller transitions SDATA\_OUT into the first bit position of slot 0 (Valid Frame bit). Each new bit position is presented to AC-link on a rising edge of BIT\_CLK, and subsequently sampled by the Si3024 on the following falling edge of BIT\_CLK. This sequence ensures that data transitions and subsequent sample points for both incoming and outgoing data streams are time aligned. See Figure 26.




Figure 26. Start of an Audio Output Frame

SDATA\_OUT's composite stream is MSB justified (MSB first) with all non-valid slots' bit positions padded with 0s by the AC'97 controller.

In the event that there are less than 20 valid bits within an assigned and valid time slot, the AC'97 controller always pads all trailing non-valid bit positions of the 20-bit slot with 0s.

#### Variable Sample Rate Signaling Protocol

For variable sample rate output, the codec examines its sample rate control registers, the state of its FIFOs, and the incoming SDATA\_OUT tag bits at the beginning of each audio output frame to determine which SLOTRREQ bits (bit 4 or 9 in SDATA\_IN Slot 1) to set active (low). SLOTRREQ bits asserted during the current audio input frame signal which active output slots require data from the AC'97 Digital Controller in the next audio output frame. An active output slot is defined as any slot supported by the codec that is not in a power-down state.

The SLOTRREQ signal is dependent on the current power state. Below is a list of conditions in which the SLOTRREQ for slot 5 is active and conditions in which it is inhibited:

- SLOTRREQ is active every frame when the PRD/PRF is set (Reg 3E, bit 11/13). (DAC is powered down.) This is required by the AC'97 specification for compatibility with 48 kHz AC'97 rev. 1.03 codecs.

- SLOTRREQ is inhibited (high) if the MLNK bit is set (register 56, bit 12), and AC-Link halt is impending.

### Slot 1: Command Address Port

The Command Address Port controls features and monitors status (see Audio Input Frame Slots 1 and 2) for Si3036 chipset functions including, but not limited to, sample rate, AFE configuration, and power management.

The control interface architecture supports up to 64 16-bit read/write registers addressable on even-byte boundaries. Only the even registers (00h, 02h, etc.) are valid; odd register (01h, 03h, etc.) writes are ignored and reads return 0. Note that shadowing of the control register file on the AC'97 controller is an option left open to the implementation of the AC'97 controller. The Si3036's control register file is readable as well as writable to provide more robust testability.

Audio output frame slot 1 communicates control register address and write/read command information to the Si3036 chipset.

Command Address Port bit assignments:

- Bit(19)—Read/Write command (1=read, 0=write)
- Bit(18:12)—Control Register Index (64 16-bit locations, addressed on even byte boundaries)
- Bit(11:0)—Reserved (padded with 0s)

The first bit (MSB) sampled by the Si3024 indicates

whether the current control transaction is a read or a write operation. The following seven bit positions communicate the targeted control register address. The trailing 12 bit positions within the slot are reserved and must be padded with 0s by the AC'97 controller.

### Slot 2: Command Data Port

The Command Data Port delivers 16-bit control register write data in the event that the current command port operation is a write cycle as indicated by Slot 1, bit 19.

Command Data Port bit assignments:

- Bit(19:4)—Control Register Write Data (padded with 0s if the current operation is a read)
- Bit(3:0)—Reserved (padded with 0s)

### Slot 5: Modem Line 1 DAC

Audio output frame slot 5 contains MSB-justified modem DAC output data for phone line #1 (ID = 0 or 1). The modem DAC output resolution is 16 bits.

The Si3036 receives its DAC data MSB first.

Slot 5 data is sent by the controller at a rate below the 48 kHz rate of the AC-Link. Therefore, "tags" are used to mark when there is valid data in slot 5. The tag for slot 5 is bit 10 in slot 0. Tag bits are sent by the controller in response to a SLOTRREQ on SDATA\_IN.

**Table 19. Slot 12**

GPIO	Name	Sense	Description
GPIO15	LINE2_GPIO_B	in/out	GPIO pin B, Line 2
GPIO14	LINE2_GPIO_A	in/out	GPIO pin A, Line 2
GPIO13	LINE2_DLCS	in	Delta Loop Current Sense, Line 2
GPIO12	LINE2_CID	out	Caller ID path enable, Line 2
GPIO11	LINE2_RI	in	Ring Detect, Line 2
GPIO10	LINE2_OH	out	Off Hook, Line 2
GPIO9:6	Reserved		
GPIO5	LINE1_GPIO_B	in/out	GPIO pin B, Line 1
GPIO4	LINE1_GPIO_A	in/out	GPIO pin A, Line 1
GPIO3	LINE1_DLCS	in	Delta Loop Current Sense, Line 1
GPIO2	LINE1_CID	out	Caller ID path enable, Line 1
GPIO1	LINE1_RI	in	Ring Detect, Line 1
GPIO0	LINE1_OH	out	Off Hook, Line 1
<b>Vendor Optional</b>			
Bit 3	Reserved		
Bit 2	LINE2_FDT	in	Frame Detect, Line 2
Bit 1	LINE1_FDT	in	Frame Detect, Line 1
Bit 0	GPIO_INT	in	GPIO state change

## Slot 10: Modem Line 2 DAC

Line 2 is assigned to slot 10. The leading 16-bits of each slot must contain valid sample data (MSB bit 19, LSB 4).

## Slot 12: Modem GPIO Control

Slot 12 contains latency critical signals for the Si3012 and the GPIO of the Si3024. See Table 19.

## Slots 3, 4, 6–9, 11: Not Used

The Si3036 always pads audio output frame slots 3, 4, 6–9, and 11 with 0s.

## AC-Link Audio Input Frame (SDATA\_IN)

The audio input frame data streams correspond to the multiplexed bundles of all digital input data targeting the AC'97 controller. This is the case with the audio output frame; each AC-link audio input frame consists of 12 20-bit time slots. Slot 0 is a special reserved time slot containing 16 bits that are used by the AC-link protocol infrastructure.

Within slot 0, the first bit is a global bit (SDATA\_IN slot 0, bit 15) that flags whether the Si3024 is in the Codec Ready state or not. If the Codec Ready bit is a 0, the Si3024 is not ready for normal operation. This condition is normal following the deassertion of reset (e.g., while the Si3024's voltage references settle). When the AC-link Codec Ready indicator bit is a 1, the AC-link and Si3024 control and status registers are in a fully operational state. The AC'97 controller must further probe the Powerdown Control/Status Register to determine exactly which subsections, if any, are ready.

Before any attempts to put the Si3036 chipset into operation, the AC'97 controller should poll the first bit in the audio input frame (SDATA\_IN slot 0, bit 15) for an indication that the Si3024 is Codec Ready. When the Si3024 is sampled Codec Ready, then the next 12 bit positions sampled by the AC'97 controller indicate which of the corresponding 12 time slots are assigned to input data streams, and that they contain valid data. Figure 27 illustrates the time slot-based AC-link protocol.

A new audio input frame begins with a low to high transition of SYNC. SYNC is synchronous to the rising

edge of BIT\_CLK. On the immediately following falling edge of BIT\_CLK, the Si3024 samples the assertion of SYNC. This falling edge marks the time when both sides of AC-link are aware of the start of a new audio frame. On the next rising of BIT\_CLK, the Si3024 transitions SDATA\_IN into the first bit position of slot 0 (Codec Ready bit). Each new bit position is presented to AC-link on a rising edge of BIT\_CLK and subsequently sampled by the AC'97 controller on the following falling edge of BIT\_CLK. This sequence ensures that data transitions and subsequent sample points for both incoming and outgoing data streams are time aligned.

SDATA\_IN's composite stream is MSB justified (MSB first) with all non-valid bit positions (for assigned and unassigned time slots) padded with 0s by the Si3024. SDATA\_IN data is sampled on the falling edges of BIT\_CLK by the AC'97 controller.

## Slot 1: Status Address Port

The Status Address Port monitors status for Si3024 functions including, but not limited to, line-side configuration.

Audio input frame slot 1's stream echoes the control register index (for historical reference) for the data to be returned in slot 2 (assuming that slots 1 and 2 had been tagged "valid" by the Si3024 during slot 0).

Status Address Port bit assignments:

- Bit(19)—Reserved (padded with 0s)
- Bit(18:12)—Control Register Index (Echo of register index for which data is being returned)
- Bit(11:2)—SLOTREQ bits, bit 9 for Line 1 and bit 4 for Line 2. (See "Variable Sample Rate Signaling Protocol," on page 24 for more details.)
- Bit(1,0)—Reserved (padded with 0s)

The first bit (MSB) generated by the Si3024 is always padded with a 0. The following seven bit positions communicate the associated control register address and the trailing 12 bit positions are padded with 0s by the Si3024.




Figure 27. AC-Link Audio Input Frame

**Slot 2: Status Data Port**

The Status Data Port delivers 16-bit control register read data.

Status Data Port bit assignments:

- Bit(19:4)—Control Register Read Data (padded with 0s if tagged Invalid by the Si3024)
- Bit(3:0)—Reserved (padded with 0s)

If Slot 2 is tagged Invalid by the Si3024, then the entire slot is padded with 0s by the Si3024.

**Slot 5: Modem Line 1 ADC**

Audio input frame slot 5 contains MSB-justified modem ADC output data for phone line #1 (ID = 0 or 1). The modem ADC output resolution is 16 bits.

The Si3036 transmits ADC output data MSB first and pads any trailing non-valid bit positions with 0s to fill out its 20-bit time slot.

Slot 5 data is sent by the controller at a rate below the 48 kHz rate of the AC-Link. Therefore, “tags” are used to mark when there is valid data in slot 5. The tag for slot 5 is bit 10 in slot 0.

The tag for slot 5 (and slot 10) is dependent on the current power state. Slot 5 is inhibited by the following:

- PRC/PRE bit is set (register 3E, bit 10/12); ADC is powered down.
- MLNK bit is set (register 56, bit 12); AC-Link halt is impending.

Note that slot 5 is active when the DAA is on-hook in order to pass ringer and caller-ID data.

**Slot 10: Modem Line 2 ADC**

Audio input frame for Line 2.

**Slot 12: Modem GPIO Status**

Slot 12 contains latency critical signals for Si3012 and the GPIO of the Si3024. Slot 12 also reflects the status of the link between the Si3024 and Si3012. See Table 19.

**Codec Register Access**

Whenever the AC'97 Digital Controller addresses the Si3024 as a primary codec or the codec responds to a read command, Slot 0 Tag bits should always be set to indicate actual valid data in Slot 1 and Slot 2. See Table 20.

When the AC'97 Digital Controller addresses the Si3024 as a secondary codec, the Slot 0 Tag bits for Address and Data must be 0. A non-zero, 2-bit codec ID in the LSBs of Slot 0 indicates a valid Read or Write Address in Slot 1, and the Slot 1 R/W bit indicates presence or absence of valid Data in Slot 2. See Table 21.

In order for the AC'97 Digital Controller to independently access Primary and Secondary Codec registers, a 2-bit Codec ID field (chip select) is used in the LSBs of Output Slot 0.

For Secondary Codec access, the AC'97 Digital Controller must invalidate the tag bits for Slot 1 and 2 Command Address and Data (Slot 0, bits 14 and 13) and place a non-zero value (01 or 10) into the Codec ID field (Slot 0, bits 1 and 0).

When configured as a secondary codec, the Si3024 disregards the Command Address and Command Data (Slot 0, bits 14 and 13) tag bits when a 2-bit Codec ID value (Slot 0, bits 1 and 0) is sent that matches the ID configuration. In a sense, the Secondary Codec ID field functions as an alternative Valid Command Address (for Secondary reads and writes) and Command Data (for Secondary writes) tag indicator.

The Si3024 monitors the Frame Valid bit and ignores the frame (regardless of the state of the Secondary Codec ID bits) if it is not valid. The AC'97 Digital Controllers should set the frame valid bit for a frame with a secondary register access, even if no other bits in the output tag slot except the Secondary Codec ID bits are set. See Table 22.

**Table 20. Primary Codec Addressing: Slot 0 Tag Bits**

Function	Slot 0, bit 15 (Valid Frame)	Slot 0, bit 14 (Valid Slot 1 Address)	Slot 0, bit 13 (Valid Slot 2 Data)	Slot 0, Bits 1–0 (Codec ID)
AC'97 Digital Controller Primary Read Frame N, SDATA_OUT	1	1	0	00
AC'97 Digital Controller Primary Write Frame N, SDATA_OUT	1	1	1	00
Si3024 Status Frame N + 1, SDATA_IN	1	1	1	00

Table 21. Secondary Codec Addressing: Slot 0 Tag Bits

Function	Slot 0, bit 15 (Valid Frame)	Slot 0, bit 14 (Valid Slot 1 Address)	Slot 0, bit 13 (Valid Slot 2 Data)	Slot 0, Bits 1–0 (Codec ID)
AC'97 Digital Controller Secondary Read Frame N, SDATA_OUT	1	0	0	01 or 10
AC'97 Digital Controller Secondary Write Frame N, SDATA_OUT	1	0	0	01 or 10
Si3024 Status Frame N + 1, SDATA_IN	1	1	1	00

Table 22. Secondary Codec Register Access Slot 0 Bit Definitions

Output Tag Slot (16-bits)	
Bit	Description
15	Frame Valid
14	Slot 1: Valid Command Address bit (Primary Codec only)
13	Slot 2: Valid Command Data bit (Primary Codec only)
12–3	Slot 3: 12 Valid bits as defined by AC'97
2	Reserved (Set to 0)
1–0	2-bit Codec ID field (00 reserved for Primary; 01, 10 indicate Secondary)

### AC-Link Low Power Mode

The AC-link signals can be placed in a low-power mode. When AC'97's Powerdown Register is programmed to the appropriate value, both BIT\_CLK and SDATA\_IN will be brought to, and held, at a logic low-voltage level.




Figure 28. AC-Link Powerdown Timing

BIT\_CLK and SDATA\_IN are transitioned low immediately following the decode of the write to the register 56h with MLNK. When the AC'97 controller driver is at the point

where it is ready to program the AC-link into its low-power mode, slots 1 and 2 are assumed to be the only valid stream in the audio output frame.

The AC'97 controller should also drive SYNC and SDATA\_OUT low after programming the Si3036 to this low-power mode.

When the Si3036 has been instructed to halt BIT\_CLK, a special wake up protocol must be used to bring the AC-link to the active mode because normal audio output and input frames cannot be communicated in the absence of BIT\_CLK.

**Note:** The Si3036's PLL must be initialized before being placed in sleep mode. PLL is initialized by writing a sample rate in register 40h (42h).

### Waking Up the AC-Link

There are two methods for bringing the AC-link out of a low-power, halted mode. Regardless of the method, the AC'97 controller performs the wake-up task.

AC-link protocol provides for a cold reset and a warm reset. The current power down state ultimately dictates which form

of reset is appropriate. Unless a cold or register reset (a write to the Reset register) is performed, wherein the registers are initialized to their default values, registers are required to keep state during all power-down modes.

When powered down, reactivation of the AC-link through reassertion of the SYNC signal must not occur for a minimum of four audio frame times following the frame in which the power down was triggered. When AC-link powers up, the Si3036 indicates readiness through the Codec Ready bit (input slot 0, bit 15).

The Si3036 can be enabled to indicate a power management event has occurred (e.g., ring detection) while in low-power mode. See "52h GPIO Pin Wake Up Mask," on page 37 for more details.

### **Si3036 Cold Reset**

A cold reset is achieved by asserting RESET for the minimum specified time. By driving RESET low, BIT\_CLK and SDATA\_OUT are activated, or reactivated as the case may be, and all Si3036 control registers are initialized to their default power on reset values. It should be noted that while RESET is low, the Si3036 will remain active. Upon the rising edge of RESET the Si3036 will perform a cold reset. RESET is an asynchronous Si3036 input.

### **Si3036 Warm Reset**

A warm reset reactivates the AC-link without altering the current Si3036 register values. A warm reset is signaled by driving SYNC high for a minimum of 1  $\mu$ s in the absence of BIT\_CLK.

Within normal audio frames, SYNC is a synchronous Si3036 input. However, in the absence of BIT\_CLK, SYNC is treated as an asynchronous input used in the generation of a warm reset to the Si3036.

The primary AC'97 codec will not respond with the activation of BIT\_CLK until SYNC has been sampled low again by AC'97. This will preclude the false detection of a new audio frame.



## Control Registers

**Note:** Any register not listed here is reserved and should not be written.  
Undefined/unimplemented registers return 0.

**Table 23. Register Summary**

Register	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
3Ch	Extended Modem ID	ID1	ID0													LIN2	LIN1
3Eh	Extended Modem Status & Control			PRF	PRE	PRD	PRC	PRB	PRA			DAC2	ADC2	DAC1	ADC1	MREF	GPIO
40h	Line 1 DAC/ADC Rate	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0
42h	Line 2 DAC/ADC Rate	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0
46h	Line 1 DAC/ADC Level	Mute				DAC3	DAC2	DAC1		Mute				ADC3	ADC2	ADC1	
48h	Line 2 DAC/ADC Level	Mute				DAC3	DAC2	DAC1		Mute				ADC3	ADC2	ADC1	
4Ch	GPIO Pin Configuration	GC15	GC14	GC13	GC12	GC11	GC10					GC5	GC4	GC3	GC2	GC1	GC0
4Eh	GPIO Pin Polarity & Type	GP15	GP14	GP13	GP12	GP11	GP10					GP5	GP4	GP3	GP2	GP1	GP0
50h	GPIO Pin Sticky	GS15	GS14	GS13		GS11						GS5	GS4	GS3		GS1	
52h	GPIO Pin Wake Up Mask	GW15	GW14	GW13		GW11						GW5	GW4	GW3		GW1	
54h	GPIO Pin Status	GI15	GI14	GI13	GI12	GI11	GI10					GI5	GI4	GI3	GI2	GI1	GI0
56h	Miscellaneous Modem AFE Status & Control				MLNK						L2B2	L2B1	L2B0		L1B2	L1B1	L1B0
5Ah	Chip ID & Revision								CBID	REVB3	REVB2	REVB1	REVB0	REVA3	REVA2	REVA1	REVA0
5Ch	Line Side Configuration 1	ARM1	ARM0	ATM1	ATM0	IIRE	SQLCH	RFWE		OHS	BTE	ACT	DCT1	DCT0	RZ		RT
5Eh	Line Side Status						PDC	ROV	BTD	CLE	FDT	LCS3	LCS2	LCS1	LCS0	RDTP	RDTN
62H	Line Side Configuration 2								DIAL	FJM	VOL1	VOL0	LIM1	LIM0			
64h	Line Side Configuration 3									CTRO					BTM		
7Ch	Vendor ID Register	F7	F6	F5	F4	F3	F2	F1	F0	S7	S6	S5	S4	S3	S2	S1	S0
7Eh	Vendor ID Register	T7	T6	T5	T4	T3	T2	T1	T0	PID2	PID1	PID0					

**Register 3Ch Extended Modem ID**

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ID1	ID0													LIN2	LIN1

Reset settings (dependent on pins  $\overline{\text{ID1}}$  and  $\overline{\text{ID0}}$ ) = 0001  
8002  
4001  
Cxxx

Bit	Name	Function
15	ID1	ID1, ID0 is a 2-bit field which indicates the Codec configuration: Primary is 00; Secondary is 01 and 10; Factory Test is 11
14	ID0	
13:2	Reserved	Read returns zero.
1	LIN2	LIN2 = 1 indicates 2nd line is supported, ID1:0 = 10. Codec Data is transferred in slot 10.
0	LIN1	LIN1 = 1 indicates 1st line is supported, ID1:0 = 01. Codec Data is transferred in slot 5.



## Register 3Eh Extended Modem Status and Control

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
		PRF	PRE	PRD	PRC	PRB	PRA			DAC2	ADC2	DAC1	ADC1	MREF	GPIO

Reset settings = FF00h

Bits 7–0 are read only, 1 indicates modem AFE subsystem readiness.

Bits 13–8 are read/write and control modem AFE subsystem power-down.

Note: When bits 13–8 are all set to 1, the Si3012 is powered down.

Bit	Name	Function
15:14	Reserved	Read returns zero.
13	PRF	PRF=1 indicates Modem Line 2 DAC off
12	PRE	PRE=1 indicates Modem Line 2 ADC off
11	PRD	PRD=1 indicates Modem Line 1 DAC off
10	PRC	PRC=1 indicates Modem Line 1 ADC off
9	PRB	Reserved for future use
8	PRA	PRA=1 indicates GPIO power-down
7:6	Reserved	Read returns zero.
5	DAC2	DAC2=1 indicates Modem Line 2 DAC ready
4	ADC2	ADC2=1 indicates Modem Line 2 ADC ready
3	DAC1	DAC1=1 indicates Modem Line 1 DAC ready
2	ADC1	ADC1=1 indicates Modem Line 1 ADC ready
1	MREF	MREF=1 indicates Modem Vref's up to nominal level
0	GPIO	GPIO=1 indicates GPIO ready

**Register 40h Line 1 DAC/ADC Rate**

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0

Reset settings = 0000h

Each DAC/ADC pair is governed by a read/write modem sample rate control register that contains a 16-bit unsigned value between 0 and 65535, representing the rate of operation in Hz. A number written over 3592h will cause the sample rate to be 13.714 kHz. For all rates, if the value written to the register is supported, that value will be echoed back when read, otherwise the closest rate supported is returned.

When set to zero, the internal PLL is disabled. The PLL should be programmed before the line side (Si3012) is activated via clearing any PR bit in register 3Eh. Furthermore, sleep mode is not supported when the PLL is disabled.

Sample rates for Line 1 and Line 2	
Sample Rate	D15–D0
7200	1C20
8000	1F40
8228.57 (57600/7)	2024
8400	20D0
9000	2328
9600	2580
10285.71 (72000/7)	282D
12000	2EE0
13714.28 (96000/7)	3592

**Register 42h Line 2 DAC/ADC Rate**

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0

Reset settings = 0000h (rates same as for Line 1, refer to above table)

## Register 46h Line 1 DAC/ADC level

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Mute				DAC3	DAC2	DAC1		Mute				ADC3	ADC2	ADC1	

Reset setting for Line 1 device = 8080h

Reset setting for Line 2 device = 0000h

This read/write register controls the modem AFE DAC and ADC levels. The default value after cold register reset for this register (8080h) corresponds to 0 dB DAC attenuation with mute on and 0 dB ADC gain with mute on.

Bit	Name	Function
15	Mute	<b>Transmit Mute.</b> 0 = mute off 1 = mute on
14:12	Reserved	Read returns zero.
11:9	DAC[3:1]	<b>Analog Transmit Attenuation.</b> 000 = 0 db attenuation 001 = 3 db attenuation 010 = 6 db attenuation 011 = 9 db attenuation 1xx = 12 db attenuation
8	Reserved	Read returns zero.
7	Mute	<b>Receive Mute.</b> 0 = mute off 1 = mute on
6:4	Reserved	Read returns zero.
3:1	ADC[3:1]	<b>Analog Receive Gain.</b> 000 = 0 db gain 001 = 3 db gain 010 = 6 db gain 011 = 9 db gain 1xx = 12 db gain
0	Reserved	Read returns zero.

**Register 48h Line 2 DAC/ADC level**

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Mute				DAC3	DAC2	DAC1		Mute				ADC3	ADC2	ADC1	

Reset setting for Line 1 device = 0000h

Reset setting for Line 2 device = 8080h

This read/write register controls the modem AFE DAC and ADC levels. The default value after cold register reset for this register (8080h) corresponds to 0db DAC attenuation with mute on and 0 db ADC gain with mute on.

Bit	Name	Function
15	Mute	<b>Transmit Mute.</b> 0 = mute off 1 = mute on
14:12	Reserved	Read returns zero.
11:9	DAC[3:1]	<b>Analog Transmit Attenuation.</b> 000 = 0 db attenuation 001 = 3 db attenuation 010 = 6 db attenuation 011 = 9 db attenuation 1xx = 12 db attenuation
8	Reserved	Read returns zero.
7	Mute	<b>Receive Mute.</b> 0 = mute off 1 = mute on
6:4	Reserved	Read returns zero.
3:1	ADC[3:1]	<b>Analog Receive Gain.</b> 000 = 0 db gain 001 = 3 db gain 010 = 6 db gain 011 = 9 db gain 1xx = 12 db gain
0	Reserved	Read returns zero.

## Register 4Ch GPIO Pin Configuration

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
GC15	GC14	GC13	GC12	GC11	GC10					GC5	GC4	GC3	GC2	GC1	GC0

Reset setting for Line 1 device = 003Fh

Reset setting for Line 2 device = FC00h

The GPIO Pin Configuration register is read/write for configuring Slot 12 I/O. These pins are digital commands (virtual pins). This register specifies whether a GPIO pin is configured for input (1) or output (0). The digital controller sends the desired GPIO pin value over output slot 12 in the outgoing stream of the AC-link before configuring any of these bits for output.

## Register 4Eh GPIO Pin Polarity and Type

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
GP15	GP14	GP13	GP12	GP11	GP10					GP5	GP4	GP3	GP2	GP1	GP0

Reset settings = FFFFh

The GPIO Pin Polarity/Type register is read/write for selecting the polarity and type for Slot 12 I/O. This register defines GPIO Input Polarity (0=low, 1=high active) when a GPIO pin is configured as an input. It defines GPIO output type (0=CMOS, 1=OPEN-DRAIN) when a GPIO pin is configured as an output. The default value after soft reset (FFFFh) is all pins active high. Non-implemented GPIO pins always return 1s.

Note: Register 4Eh is not effected by a cold or warm reset. (This is to avoid corrupting sticky bits.)

## Register 50h GPIO Pin Sticky

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
GS15	GS14	GS13		GS11						GS5	GS4	GS3		GS1	

Reset settings = 0000h

The GPIO Pin Sticky is a read/write register. It defines the GPIO input type (0=non-sticky, 1=sticky) when a GPIO pin (defined in slot 12 I/O) is configured as an input. Applies to Ring Detect, Delta Loop Current Sense, GPIO\_A, and GPIO\_B bits.

GPIO inputs configured as sticky are cleared by writing a 0 to the corresponding bit of the GPIO Pin Status register 54h. The default value after cold register reset (0000h) is all pins non-sticky. Unimplemented GPIO pins always return 0s. Sticky is defined as edge sensitive, non-sticky as Level sensitive.

**Register 52h GPIO Pin Wake Up Mask**

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
GW15	GW14	GW13		GW11						GW5	GW4	GW3		GW1	

Reset settings = 0000h

The GPIO Pin Wake-up is a read/write register that provides a mask for determining if an input GPIO change will generate a wake-up or GPIO\_INT (0=No, 1=Yes). When the AC-link is powered down, a wake-up event will trigger the assertion of SDATA\_IN. When AC-link is powered up, a wake-up event will appear as GPIO\_INT=1 on bit 0 of input slot 12. Ring-detection wake-up can be enabled or disabled.

An AC-Link wake-up interrupt is defined as a 0 to 1 transition on SDATA\_IN when the AC-link is powered down. GPIO bits that have been programmed as Inputs, Sticky, and Pin Wake-up, upon transition (either high-to-low or low-to-high) depending on pin polarity, will cause an AC-Link wake-up event, if the AC-Link was powered down.

The default value after cold register reset (0000h) defaults to all 0s specifying no wake-up event. Applies to Ring Detect, GPIO\_A, and GPIO\_B bits. Non-implemented GPIO pins always return 0s.

**Register 54h GPIO Pin Status**

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
GI15	GI14	GI13	GI12	GI11	GI10					GI5	GI4	GI3	GI2	GI1	GI0

Reset settings = xxxxh

GPIO Status is a read/write register that reflects the state of all GPIO pins (inputs and outputs) on slot 12. The value of all GPIO pin inputs and outputs comes from each frame on slot 12, but is also available for reading as GPIO Pin Status via the standard slot 1 and 2 command address/data protocols. GPIO inputs configured as Sticky are cleared by writing a 0 to the corresponding bit of this register. (This should be the last event before setting the AC'97 MLNK bit.)

Bits corresponding to unimplemented GPIO pins should be forced to zero in this register and input slot 12.

GPIO bits that have been programmed as Inputs and Sticky, upon transition (high-to-low or low-to-high), will cause the individual GI bit to go asserted 1, and remain asserted until a write of 0 to that bit. The only way to set the desired value of a GPIO output pin is to set the control bit in output slot 12.

If configured as an input, the default value after register reset is always the state of the GPIO pin.

## Register 56h Miscellaneous Modem AFE Status and Control


D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
			MLNK						L2B2	L2B1	L2B0		L1B2	L1B1	L1B0

Reset settings = 0000h

This read/write register defines the loopback modes available for the modem line ADCs/DACs.

The default value after cold register reset (x000h) is all loopbacks disabled.

Bit	Name	Function
15:13	Reserved	Read returns zero.
12	MLNK	Controls an MC'97's AC-link status. 1 sets the MC'97's AC-link to off (sleep), 0 sets the link on (active).
11:7	Reserved	Read returns zero.
6:4	L2B[2:0]	<b>Line 2 Loopback Modes.</b> 000 = Disabled (default) 001 = ADC Loopback (I→B) 010 = Local Analog Loopback (F→M) 011 = Digital DAC Loopback (C→J) 100 = Remote Analog Loopback (M→F) 101 = ISOCap Loopback (D→K) 110 = External Analog Loopback (G→N) 111 = Reserved
3	Reserved	Read returns zero.
2:0	L1B[2:0]	<b>Line 1 Loopback Modes.</b> 000 = Disabled (default) 001 = ADC Loopback (I→B) 010 = Local Analog Loopback (F→M) 011 = Digital DAC Loopback (C→J) 100 = Remote Analog Loopback (M→F) 101 = ISOCap Loopback (D→K) 110 = External Analog Loopback (G→N) 111 = Reserved



**Note:** For all loopback modes except 011, line side must be powered on and off-hook.

**Figure 29. Loopback Points**

**Register 5Ah Chip ID and Revision**

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
							CBID	REVB3	REVB2	REVB1	REVB0	REVA3	REVA2	REVA1	REVA0

Reset settings = n/a

Bit	Name	Function
15:9	Reserved	Read returns zero.
8	CBID	<b>Chip B (line side) ID.</b> 0 = line side is domestic 1 = line side has international support
7:4	REVB[3:0]	<b>Chip Revision.</b> Four-bit value indicating the revision of the Si3012 (line side) silicon. 0100 = Si3012 Rev D 0101 = Si3012 Rev E
3:0	REVA[3:0]	<b>Chip Revision.</b> Four-bit value indicating the revision of the Si3024 (system side) silicon. 0010 = Si3024 Rev B 0011 = Si3024 Rev C

**Note:** Line side must be activated via PR bits before valid read.



**Register 5Ch Line Side Configuration 1**

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ARM1	ARM0	ATM1	ATM0	IIRE	SQLCH	RFWE		OHS	BTE	ACT	DCT1	DCT0	RZ		RT

Reset settings = F010h

**Note:** Light gray boxed bit descriptions are for international line-side support (Si3014) only.

Bit	Name	Function
15:14	ARM[1:0]	<b>Analog (Call Progress) Receive Path Mute.</b> 00 = 0 dB 01 = -6 dB 10 = -12 dB 11 = mute
13:12	ATM[1:0]	<b>Analog (Call Progress) Transmit Path Mute.</b> 00 = -20 dB 01 = -26 dB 10 = -32 dB 11 = mute
11	IIRE	<b>IIR Filter Enable.</b> 0 = FIR filter enabled for transmit and receive filters. (See Figures 9–12 on page 12.) 1 = IIR filter enabled for transmit and receive filters. (See Figures 13–18 on page 13.)
10	SQLCH	<b>Ring Detect Network Squelch.</b> This bit must be set, then cleared, following a polarity reversal detection. Used to quickly recover the offset on the RNG1/2 pins after a polarity reversal. 0 = Normal 1 = Squelch
9	RFWE	<b>Ring Detector Full Wave Rectifier Enable.</b> When set, the ring detection circuitry provides full wave rectification. This will effect the data stream presented on SDATA_IN during ring detection. 0 = Half wave 1 = Full wave

**Register 5Ch Line Side Configuration 1 (Continued)**

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ARM1	ARM0	ATM1	ATM0	IIRE	SQLCH	RFWE		OHS	BTE	ACT	DCT1	DCT0	RZ		RT

Reset settings = F010h

**Note:** Light gray boxed bit descriptions are for international line-side support (Si3014) only.

Bit	Name	Function
8	Reserved	Read returns zero.
7	OHS	<b>On-Hook Speed.</b> Sets speed of execution of an on-hook. 0 = Fast 1 = Slow
6	BTE	<b>Billing Tone Detector Enable.</b> When set, a billing tone signal is detected on the line and off-hook is maintained through the billing tone. If a billing tone is detected, the BTD bit of register 5Eh will be set to indicate the event.
5	ACT	<b>AC Termination Select.</b> 0 = Selects the real impedance 1 = Selects the complex impedance
4:3	DCT[1:0]	<b>DC Termination Select.</b> 00 = Reserved. 01 = Japan Mode. Low voltage mode. (Transmit level = -3 dBm). 10 = FCC Mode. Standard voltage mode. (Transmit level = -1 dBm). 11 = CTR21. Current limiting mode. (Transmit level = -1 dBm).
2	RZ	<b>Ringer Impedance.</b> 0 = Maximum (high) ringer impedance. 1 = Synthesize ringer impedance. C15, R14, Z2, and Z3 must not be installed when setting this bit.
1	Reserved	Read returns zero.
0	RT	<b>Ringer Threshold Select.</b> Used to satisfy country requirements on ring detection. Signals below the lower level will not generate a ring detection. Signals above the upper level are guaranteed to generate a ring detection. 0 = 11 to 22 Vrms 1 = 17 to 33 Vrms

## Register 5Eh Line Side Status

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
					PDC	ROV	BTD	CLE	FDT	LCS3	LCS2	LCS1	LCS0	RDTP	RDTN

Reset setting = 0000h

**Note:** Light gray boxed bit descriptions are for international line-side support (Si3014) only.

Bit	Name	Function
15:11	reserved	Read returns zero.
10	PDC	<b>Charge Pump Disable.</b> This bit disables the internal charge pump when set.
9	ROV	<b>Receive Overload.</b> This bit is set when the receive input detects an excessive input level. A write of zero is required to clear this bit. (This bit is disabled when BTE = 0 in register 5Ch.)
8	BTD	<b>Billing Tone Detected.</b> This bit will be set if BTE bit of register 5Ch is enabled and a billing tone is detected. A write of zero is required to clear this bit. (This bit is only active when BTE = 1 in register 5Ch.)
7	CLE	<b>Communications (ISOCap) Error.</b> 1 = Indicates a communication problem between the Si3024 and Si3012. When it goes high, it remains high until a logic 0 is written to it.
6	FDT	<b>Frame Detect.</b> 0 = Indicates ISOCap communication has not established frame lock. 1 = Indicates ISOCap frame lock has been established.
5:2	LCS[3:0]	<b>Loop Current Sense.</b> Four-bit value returning the loop current in 6 mA increments. 0 = Loop current < 0.4 mA typical. 1111 = Loop current > 155 mA typical. See "Loop Current Monitor," on page 20.
1	RDTP	<b>Ring Detect Signal Positive.</b> 1 = Positive ring signal is occurring.
0	RDTN	<b>Ring Detect Signal Negative.</b> 1 = Negative ring signal is occurring.

**Note:** Line side must be activated via PR bits before valid read/write.

**Register 62h Line Side Configuration 2**

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
							DIAL	FJM	VOL1	VOL0	LIM1	LIM0			

Reset setting = 0000h

**Note:** Light gray boxed bit descriptions are for international line-side support (Si3014) only.

Bit	Name	Function
15:9	Reserved	Read returns zero.
8	DIAL	<b>DTMF Dialing Mode.</b> This bit should be set during DTMF dialing in CTR21 mode if LCS[3:0] < 6. 0 = Normal operation 1 = Increase headroom for DTMF dialing.
7	FJM	<b>Force Japan DC Termination Mode.</b> 0 = Normal Gain 1 = When register 16, DCT[1:0], is set to 10b (FCC Mode), setting this bit will force Japan DC termination mode while allowing for a transmit level of -1dBm.
6:5	VOL[1:0]	<b>Line Voltage Adjust.</b> When set, this bit will adjust the tip-ring line voltage. Lowering this voltage will improve margin in low voltage countries. Raising this voltage may improve distortion performance. 00 = Normal 01 = -0.125 V 10 = 0.25 V 11 = 0.125 V
4:3	LIM[1:0]	<b>Current Limit.</b> 00 = All other modes 11 = CTR21 mode
2:0	Reserved	Read returns zero.

## Register 64h Line Side Configuration 3

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
								CTRO					BTM		

Reset setting = 0000h

**Note:** Light gray boxed bit descriptions are for international line-side support (Si3014) only.

Bit	Name	Function
15:8	Reserved	Read returns zero.
7	CTRO	<b>CTR Overload Detected.</b> 0 = Overload detected. Loop current is excessive. 1 = Normal
6:3	Reserved	Read returns zero.
2	BTM	<b>Overload Detected.</b> This bit has the same function as ROV in register 5E, but will clear itself after the overload has been removed.
1:0	Reserved	Test bits.

## Register 7Ch and 7Eh Vendor ID Registers

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
<b>7Ch</b>	F7	F6	F5	F4	F3	F2	F1	F0	S7	S6	S5	S4	S3	S2	S1	S0
<b>7Eh</b>	T7	T6	T5	T4	T3	T2	T1	T0	PID2	PID1	PID0					

Reset settings F[7:0] = 53h

S[7:0] = 49h

T[7:0] = 4Ch

PID[2:0] = 001b

Remaining Bits = Reserved

These registers are for specific vendor identification. The ID method is Microsoft's Plug and Play Vendor ID code with F7..0 being the first character of that ID, S7..0 being the second character, and T7..0 the third character. These three characters are ASCII encoded. Silicon Laboratories Vendor ID is "SIL" or "53h 49h 4Ch". The PID[2:0] field contains the Silicon Laboratories Part ID ("001b").

## APPENDIX—UL1950 3RD EDITION


Designs using the Si3036 pass all overcurrent and overvoltage tests for UL1950 3rd Edition compliance with a couple of considerations.

Figure 30 shows the designs that can pass the UL1950 overvoltage tests, as well as electromagnetic emissions. The top schematic of Figure 30 shows the configuration in which the ferrite beads (FB1, FB2) are on the unprotected side of the sidactor (RV1). For this configuration, the current rating of the ferrite beads needs to be 6 A. However, the higher current ferrite beads are less effective in reducing electromagnetic emissions.

The bottom schematic of Figure 30 shows the

configuration in which the ferrite beads (FB1, FB2) are on the protected side of the sidactor (RV1). For this design, the ferrite beads can be rated at 200 mA.

In a cost optimized design, it is important to remember that compliance to UL1950 does not always require overvoltage tests. It is best to plan ahead and know which overvoltage tests will apply to your system. System-level elements in the construction, such as fire enclosure and spacing requirements, need to be considered during the design stages. Consult with your professional testing agency during the design of the product to determine which tests apply to your system.



**Figure 30. Circuits that Pass all UL1950 Overvoltage Tests**

## Pin Descriptions—Si3024




Figure 31. Si3024 Pin Configuration

### Serial Interface

**BIT\_CLK** **Serial Port Bit Clock Output/Input**—Controls the serial data on SDATA\_IN and latches the data on SDATA\_OUT. Output when configured as primary device. Input when configured as secondary device.

**SDATA\_IN** **Serial Port Data Out**—Serial communication and status data that is provided by the Si3024 to the digital AC'97 controller.

**SDATA\_OUT** **Serial Port Data In**—Serial communication and control data that is generated by the digital AC'97 controller and presented as an input to the Si3024.

**SYNC** **Frame Sync Input**—Data framing signal that is used to indicate the start and stop of a communication data frame.

**RESET** **Reset Input**—An Active low input that is used to reset all control registers to a defined, initialized state. Also used to bring the Si3036 out of sleep mode.

### Miscellaneous Signals

**ID0** **Device ID Bit 0**—Bit 0 of the device configuration. Internal pull-up to V<sub>DD</sub>.

**ID1** **Device ID Bit 1**—Bit 1 of the device configuration. Internal pull-up to V<sub>DD</sub>.

**AOUT** **Analog Speaker Output**—Provides an analog output signal for driving a call progress speaker.

**C1A** **Isolation Capacitor 1A**—Connects to one side of the isolation capacitor C1.

**MCLK/XIN** **Master Clock Input/Crystal In**

**XOUT** **Crystal Output**

**GPIO A** **General Purpose I/O A**—Programmable via registers 4ch–54h. Default input.

**GPIO B** **General Purpose I/O B**—Programmable via registers 4ch–54h. Default input.

### Power Signals

**V<sub>D</sub>** **Digital Supply Voltage**—Provides the digital supply voltage to the Si3024. Nominally either 5 V or 3.3 V.

**V<sub>A</sub>** **Analog Supply Voltage**—Provides the analog supply voltage for the Si3024. Nominally 5 V.

**GND** **Ground**—Connects to the system digital ground. Also connects to capacitor C2.

## Pin Descriptions—Si3012




Figure 32. Si3012 Pin Configuration

### Line Interface

<b>TX</b>	<b>Transmit Output</b> —Provides the output, through an AC termination impedance, to the telephone network.
<b>RX</b>	<b>Receive Input</b> —Serves as the receive side input from the telephone network.
<b>DCT</b>	<b>DC Termination</b> —Provides DC termination to the telephone network.
<b>REXT</b>	<b>External Resistor</b> —Connects to an external resistor.
<b>RNG1</b>	<b>Ring 1 Input</b> —Connects through a capacitor to the “tip” lead of the telephone line. Provides the ring and caller ID signals to the Si3036.
<b>RNG2</b>	<b>Ring 2 Input</b> —Connects through a capacitor to the “ring” lead of the telephone line. Provides the ring and caller ID signals to the Si3036.
<b>QB</b>	<b>Transistor Base</b> —Connects to the base of the hookswitch transistor, Q3.
<b>QE</b>	<b>Transistor Emitter</b> —Connects to the emitter of the hookswitch transistor, Q3.
<b>HYBD</b>	<b>Hybrid Node Output</b> —Balancing capacitor connection used for JATE out-of-band noise support.

### Isolation

<b>C1B</b>	<b>Isolation Capacitor 1B</b> —Connects to one side of isolation capacitor C1.
<b>IGND</b>	<b>Isolated Ground</b> —Connects to ground on the line-side interface.

### Miscellaneous

<b>VREG</b>	<b>Voltage Regulator</b> —Connects to an external capacitor to provide bypassing for an internal voltage regulator.
<b>VREG2</b>	<b>Voltage Regulator 2</b> —Connects to an external capacitor to provide bypassing for an internal voltage regulator.
<b>TSTA</b>	<b>Test Input A</b> —Allows access to test modes, which are reserved for factory use. This pin has an internal pull-up and should be left as a no connect for normal operation.
<b>TSTB</b>	<b>Test Input B</b> —Allows access to test modes, which are reserved for factory use. This pin has an internal pull-up and should be left as a no connect for normal operation.
<b>NC</b>	<b>No Connection</b> —These are unused pins and must be left floating.




## Ordering Guide

**Table 24. Ordering Guide**

Chipset	Region	Interface	Digital	Line	Temperature
Si3034	Global	DSP Serial I/F	Si3021-KS	Si3014-KS	0°C to 70°C
Si3035	FCC/JATE	DSP Serial I/F	Si3021-KS	Si3012-KS	0°C to 70°C
Si3036	FCC/JATE	AC-Link	Si3024-KS	Si3012-KS	0°C to 70°C
Si3038	Global	AC-Link	Si3024-KS	Si3014-KS	0°C to 70°C

## Package Outline

Figure 33 illustrates the package details for the Si3024 and Si3012. Table 25 lists the values for the dimensions shown in the illustration.



**Figure 33. 16-pin Small Outline Plastic Package (SOIC)**

**Table 25. Package Diagram Dimensions**

Controlling Dimension: mm

Symbol	Inches		Millimeters	
	Min	Max	Min	Max
A	0.053	0.069	1.35	1.75
A1	0.004	0.010	0.10	0.25
A2	0.051	0.059	1.30	1.50
b	0.013	0.020	0.330	0.51
c	0.007	0.010	0.19	0.25
D	0.386	0.394	9.80	10.01
E	0.150	0.157	3.80	4.00
e	0.050 BSC	—	1.27 BSC	—
H	0.228	0.244	5.80	6.20
L	0.016	0.050	0.40	1.27
L1	0.042 BSC	—	1.07 BSC	—
$\gamma$	—	0.004	—	0.10
$\theta$	0°	8°	0°	8°

## Document Changes from Revision 1.0 to Revision 1.1

- Typical Application Circuit updated.
- C24, C25 value changed from 470 pF to 1000 pF and C31, C32 were added in Table 16.

**NOTES:**

## Contact Information

Silicon Laboratories Inc.  
4635 Boston Lane  
Austin, TX 78735  
Tel: 1+(512) 416-8500  
Fax: 1+(512) 416-9669  
Toll Free: 1+(877) 444-3032  
Email: [productinfo@silabs.com](mailto:productinfo@silabs.com)  
Internet: [www.silabs.com](http://www.silabs.com)

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and ISOCap are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.